Single Error Correcting Code Maximizes Memory System Efficiency
نویسنده
چکیده
Jf eliable memory systems can be designed either by using highly reliable but expensive components or by employing inexpensive protective redundancy in terms of a single error correcting code that uses redundant check bits. The degree of reliability ean be increased if this protective redundancy matches the failure mode of the memory system, Presently, use of semiconductor memory is increasing because of lower cost, higher speed, higher density, and better long-term reliability compared with core memories. Semiconductor readwrite memory chips are available in n-word x I-bit configurations (where n = 256 through 16,384 words) . For memory systems built with these chips, a single-bit failure in a word is more probable than a multiple-bit failure, Therefore, a single error correcting code is quite effective in increasing system reliability.l,2'3 For memory systems in need of increased reliability, a single error correcting and double error detecting (src-onl) code can be incorporated. This code needs an additional check bit to indicate overall parity.3 Double error information, when detected, can be designed to interrupt the computer which, in turn, can display the failure mode. Inherently, a single error correcting code has the potential of partial double error detection. 'Without using an extra check bit, as necessary in a SEC-DED code, a modified sec code is capable of detecting an appreciable percentage of total double error possibilities. ,Since variation exists in the amount of double error detection, to maximize memory system effieiency, an algorithmcalled a single error correcting and partial double error detecting (snc-eteo) code ,has been evolved that gen. erates a code for correcting all single errors and detecting a maximum number out of the total possible double errors. This spc-pom code requires only as many check bits as are needed in the ssc code, while approaching the reliability of the sEC-DED code. Moreover, extra hardware for the implementation of the sEC-rDED code is minimal.
منابع مشابه
Double Error Correcting Codes
The construction of optimal linear block errorcorrecting codes is not an easy problem, for this, many studies describe methods for generating good. That is, even when taking into account the multitude of errors possible for multilevel quantum systems, topological quantum error-correction codes employing. The point of error correcting codes is to control the error rate. Let's say you have a Sing...
متن کاملDesign and Analysis of an Adjacent Multi-bit Error Correcting Code for Nanoscale SRAMs
Increasing static random access memory (SRAM) bitcell density is a major driving force for semiconductor technology scaling. The industry standard 2x reduction in SRAM bitcell area per technology node has lead to a proliferation in memory intensive applications as greater memory system capacity can be realized per unit area. Coupled with this increasing capacity is an increasing SRAM system-lev...
متن کاملError Control Schemes for Modern Flash Memories: An Overview
Dramatic improvement in Flash technology over the course of the last decade has led to cheaper and denser Flash devices. The great expansion in information capacity in Flash devices mandates the use of improved error-correcting codes, in terms of both efficiency and reliability. This trend is likely to continue as we transition from single-level cell (SLC) Flash memories to increasingly dense m...
متن کاملReliable MLC NAND Flash Memoris Based on Nonlinear t-Error-Correcting Codes
Multi-level cell (MLC) NAND flash memories are very popular storage media because of their power efficiency and big storage capacity. This paper proposes to use nonlinear t-error-correcting codes to replace linear BCH codes for error detection and correction in MLC NAND flash memories. Compared to linear BCH codes with the same bit-error correcting capability t, the proposed codes have the adva...
متن کاملAn approach to fault detection and correction in design of systems using of Turbo codes
We present an approach to design of fault tolerant computing systems. In this paper, a technique is employed that enable the combination of several codes, in order to obtain flexibility in the design of error correcting codes. Code combining techniques are very effective, which one of these codes are turbo codes. The Algorithm-based fault tolerance techniques that to detect errors rely on the c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009